The high power densities in system-on-chips demand accurate, low power, and compact smart temperatures for thermal monitoring. In this paper, a low-power CMOS-based smart temperature sensor, operating in the subthreshold region, for military applications (-55 • C to 125 • C. The sensor consumes energy of 4.8 nJ and has a figure of merit of 0.12 nJK 2 .
Abstract:
The high power densities in system-on-chips demand accurate, low power, and compact smart temperatures for thermal monitoring. In this paper, a low-power CMOS-based smart temperature sensor, operating in the subthreshold region, for military applications (-55 
Introduction
Integration of smart temperature sensors with radio frequency identification (RFID) has extended their range of applications, like in monitoring of food, in implantable medical devices, and for measuring environmental temperature [1] . Due to the challenges imposed by CMOS scaling and ubiquitous computing, the temperature sensors in RFID tags should be energy efficient while consuming less die area and power. The trend of application specific temperature sensors with dedicated signal conditioning interfaces has relaxed the constraint on the sensor performances. Besides a power consumption of a few microwatts and energy consumption of a few nanojoules per conversion, the sensor should have high resolution and simple calibration circuitry.
The typical accuracy for RFID temperature sensors varies from ± 0.1 • C for medical applications [2] to ± 1 • C for environmental and food monitoring applications [3] . However, with the process spread this accuracy can be achieved only after using different calibration and trimming techniques. Smart temperature sensors are calibrated by establishing a relation between the quantity values and the measurement uncertainties. Some common calibration techniques are laser trimming, batch calibration, binning, voltage and current calibration * Correspondence: mudasir.mir7@gmail.com etc., which explore the concept of traceability, correction, and adjustment [4] . Various temperature sensors have been introduced in CMOS technologies. A typical sensor compares a temperature dependent voltage with temperature insensitive voltage. These two voltages are generated by exploiting the complementary-toabsolute-temperature (CTAT) and proportional-to-absolute-temperature (PTAT) characteristics of a circuit.
Then the reference and PTAT voltages are given to an analogue-to-digital converter (ADC) for digital output [4] . A high resolution of up to 0.002 • C can be achieved by employing complicated sigma-delta ( Σ∆) ADC topologies [5] . However, for such a resolution with an accuracy of ±0.25
sophisticated calibration technique is employed resulting in circuit complexity, increased cost, area, and power consumption [5] . To overcome these issues, frequency/time-to digital converters (FDC/TDC)-based smart temperature sensors have been introduced [6] . A dual delay locked loop-based temperature sensor is proposed in [7] . These sensors exploit the thermal dependency of the delay of digital gates. However, these sensors require hundreds of delay elements to achieve a target resolution [7] . This results in tradeoff between the resolution and the conversion rate of the sensor. The delay lines are sensitive to power supply variations affecting the overall accuracy of the sensor. A look-up table-based logarithmic counter is employed in [8] , which results in large die area and inaccuracy. The TDC-based smart temperature sensors require two-point calibration and therefore require complex linearization techniques to achieve better accuracy. A temperature to frequency-based sensor is introduced in [9] . The sensor requires off-chip reference signals and a control amplifier, resulting in stability issues and complex chip integration. Moreover, the startup circuit is not employed, making the sensor slow. The TDC-based temperature sensors are more sensitive to noise. The estimation of noise contribution to the sensor can be modelled using the technique introduced in [10] . BJT-based temperature sensors [5, 11] are quite accurate and require only one-point calibration to achieve an accuracy of ≤ ±0.2 • C, but their compatibility issues with the CMOS process make them costly. Moreover, these sensors are not energy efficient as they dissipate energy of hundreds of nanojoules per conversion. Lately, MOSFETs are used to realize temperature sensors [12] [13] [14] [15] [16] [17] . They generally exploit the thermal dependency of threshold voltage (V T H ) or leakage current of MOS transistors. Due to the spread in channel doping and gate-oxide thickness of MOSFETs, these sensors usually require multipoint calibration to achieve an accuracy of ≤ ±1 • C. The relation of the V T H of a MOS transistor on temperature is given by Eq. (1) [18] .
and
where V T H0 is the threshold voltage at temperature (T nom = 300
is the effective length; and V BSef f is the effective bulk to source voltage.
In this paper, a low-power and low-cost, energy-efficient CMOS-based smart temperature sensor for military applications (-55
• C to 125 • C) is presented. This work extends the temperature sensor configuration presented in our previous work [14] . The main contributions of this paper are as follows: on-chip temperature insensitive clock and voltage generator, startup circuitry, time-to-digital converter (TDC), and on-chip calibration technique. The sensor is designed in 65 nm CMOS process and its operation is validated through postlayout simulation results in the worst-case scenario. After one-point calibration, the sensor achieves an accuracy of +0. The rest of the paper is organized as follows: section 2 explains the structure and working principle of the proposed temperature sensor. In section 3, a detailed description of subblocks of the sensor and the calibration technique used is given. The post-layout simulation results, considering the worst case, are discussed in section 4, followed by the conclusion in section 5. Figure 1 shows the functional block diagram of the proposed temperature sensor. The sensor consists of on-chip temperature insensitive voltage and frequency generator used as reference signals, a PTAT current generator with start-up circuitry, a subtractor with an integrator, voltage controlled oscillator (VCO), frequency-to-current converter, calibration circuitry, and an asynchronous TDC. The sensor employs a frequency loop technique through the subtractor, integrator, VCO, and frequency-to-current converter to generate the desired PTAT frequency. The difference of the PTAT current (I P T AT ) obtained from the PTAT current generator and the output current ( I OU T ) from the frequency-to-current converter at the subtractor output is given to the integrator for obtaining the corresponding voltage (V OU T ) . The V OU T controls the frequency of the VCO, giving a PTAT frequency ( F P T AT ) . The F P T AT is fed back to the subtractor as I OU T using the frequency-to-current converter and every time the V OU T keeps changing, resulting in variation in F P T AT based on the ambient temperature variations. The F P T AT is also given to an asynchronous TDC for digital output. An enable switch, controlled by a slow clock, is introduced to mitigate the idle power consumption and to reset the output counter value after predefined cycles. The calibration circuitry is realized by switch controlled current sources, where the switches are controlled by dynamic element matching. 
Structure and working principle

Circuit-level implementation
PTAT current generator
A MOS transistor operates in the subthreshold region, when the gate-to-source voltage (V GS ) is smaller than the threshold voltage (V T H ) and drain-to-source voltage (V DS ) is greater than V T H by several hundred millivolts.
The drain current (I D,Sub ) equation for subthreshold region can be simply given as [18] 
where k is the aspect ratio of MOS transistors, I DO and n are the process dependent parameters, V t is the thermal voltage given by V t = KT /q and is PTAT, q is the electronic charge (1.6 × 10 −19 Coulomb), T is the temperature, and K is the Boltzmann's constant (1.38 × 10
The V GS can be expressed from Eq. (3) as
The PTAT current generator is shown in Figure 2 [14] , where the resistance is replaced by a switched capacitor (SC). 
where R is the resistance of SC given by
and V GS6 = nV t ln
V GS5 = nV t ln
Substituting values of R , V GS6 , and V GS5 , from Eqs. (6), (7), and (8) in Eq. (5) and solving, we get
or
Therefore, I P T AT is directly proportional to absolute temperature. For better matching and mismatch cancellation, finger layout for large transistors and dummy devices is used.
Temperature insensitive reference signals
The temperature insensitive ring oscillator (TIRO) adapted from [19] is used for generating reference frequency signals. It consists of nine stages, where each stage is composed of a bootstrap circuit and a driver. The schematic of the TIRO is shown in Figure 3 τ total = τ lin + τ sub (11) where τ lin and τ sub are the delay in the linear and subthreshold region, respectively. Considering the current flowing in both the linear and subthreshold region to be equal, the driving capability of both nMOS and pMOS transistors is the same. Then the τ total is given as
where C dep and C ox are the depletion and oxide capacitors, µ is the effective mobility, W / L is the aspect ratio of the transistors, and k f is the fitting parameter.
The temperature insensitive voltage reference (TIVR) is adopted from [20] , where the TIVR is realized in 0.35 µ m CMOS process operating at a power supply of 1. 
Counter
The frequency signals generated from the temperature sensor and the TIRO are converted into digital output through the asynchronous counter. The size of the counter is chosen so that it does not overflow the count value, mostly at high temperatures. Although more bits can be added to the counter, it increases the static power and will also impact the dynamic power, as the most significant bit (MSB) switching activity is small. A 12-bit asynchronous counter is realized using JK flip-flops, AND gates, and buffers, as shown in Figure 5 . 
Frequency to current conversion
The frequency to current converter is used at the output of VCO to get the I OU T from F P T AT . The I OU T is given by
A simple current mirror is used to mirror the I OU T into the subtractor. At the initial stage, the I OU T is made equal to I P T AT . Therefore, the F P T AT can be expressed as
where k 
Current subtractor, integrator, and voltage-to-frequency converter
The currents I P T AT and I OU T are given to a subtractor followed by an integrator. A voltage (V OU T ) proportional to the difference between I OU T and I P T AT is obtained at the integrator output. Transistor M 12 , shown in Figure 6 , mitigates the leakage current at higher temperature.
The voltage-to-frequency converter (VFC) or VCO is realized using three stages of the current starved ring oscillator, operating in the subthreshold region [14] . Two cascaded inverters are used at the output of the VCO to generate the nonoverlapping clock signals of F P T AT . The frequency of oscillation is controlled by the bias current ( I bias ) defined by the V OU T , which is given as
where I bias is the current flowing through each stage, n is the number of stages, C L is the load capacitance, and A is the delay fitting parameter.
Calibration technique
The variations due to the spread in gate-oxide and channel doping of MOS transistors affect the accuracy of the sensor. The process variation is mainly caused due to the V T H mismatch in the I P T AT generator (∆V T H = V T H6 − V T H5 ) and variation in switched capacitors (C 1 and C 2 ). From Eq. (7), the variation in I P T AT due to V T H mismatch is given as
The additional term in the above equation defines the V T H mismatches, resulting in the offsets. This can be negotiated by matching the transconductance of transistor M 5 with the conductance of SC. The variation in C 1 and ∆V T H requires two-point calibration.
From Eq. (10), the variations due to process spread in F P T AT are given as
In the above equation, the additional terms C 1 and C 2 cancel each other's effects. The increases in the inaccuracies due to process spread are reduced by trimming the sensor at 55 • C. The calibration technique employs conventional dynamic element matching (DEM) to achieve an accurate I P T AT [5] . The I P T AT is digitally adjusted by six current sources controlled by switches, realized using pMOS transistors operating in the triode region. Out of the six current sources, five are used to coarse trim I P T AT and the sixth one is used to generate a bias current between 0 and I OU T depending on the digital outputs.
Post-layout simulation results and discussions
The entire circuit configuration of the temperature sensor is shown in Figure 6 . The operation of the proposed temperature sensor is validated through postlayout results, considering the worst case, for a temperature range of -55 • C to 125 • C and using a set of 65 nm CMOS standard process at a power supply of 0.5-1 V. The layout of the proposed sensor is shown in Figure 7 . The overall sensor consumes a power and area of 8.8 µ W and 0.009 mm 2 , respectively. The variation in power consumption with temperature is shown in Figure 8 . 
TIRO
The variation in the reference clock signal with temperature is shown in Figure 9 . As can be seen, the TIRO has a frequency of 10 MHz at room temperature and varies within ±0.12% of the clock frequency over the desired temperature range. 
TIVR
Temperature sensor
The variation in V P T AT with temperature across process corners slow-slow (SS), fast-fast (FF), and typicaltypical (TT) is shown in Figure 11 . The V P T AT varies almost linearly for a temperature range of -55
The variation in F P T AT with temperature across SS, FF, and TT corners is shown in Figure 12 . 
The effect of nonlinearities due to the temperature variation is defined by the accuracy of the temperature sensor.
After one trim at 55 • C, the sensor achieves an accuracy of +0. The TDCs are more sensitive to supply voltage variations than ADCs, thereby affecting the accuracy of sensors. In order to find the variation in error of the temperature sensor, supply voltage is varied at specific temperature (-40
• C, 25
• C, and 120 • C). The sensor error varies from +0.028 to -0.038 for ±10% of supply voltage, as shown in Figure 15 . 
Comparison with related works
The performance summary and comparison of the proposed temperature sensor with recent related sensors is given in the Table. The energy efficiency of the sensor can be benchmarked for calculating the resolution figure of merit (FoM) (F R ), defined as [4]
where E is the energy consumed and s is the resolution of the sensor. The sensor has a F R of 0.12 nJK 2 . A comparison with all CMOS-based smart temperature sensors is shown in Figure 16 . 
